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In this work, radial transitions have
been successfully mated with a HEMT-
based MMIC (high-electron-mobility-
transistor-based monolithic microwave
integrated circuit) oscillator circuit. The
chip has been assembled into a WR2.2
waveguide module for the basic imple-
mentation with radial E-plane probe
transitions to convert the waveguide
mode to the MMIC coplanar waveguide
mode. The E-plane transitions have
been directly integrated onto the InP
substrate to couple the submillimeter-
wave energy directly to the waveguides,
thus avoiding wirebonds in the RF path.
The oscillator demonstrates a measured
1.7 percent DC-RF efficiency at the mod-
ule level.
The oscillator chip uses 35-nm-gate-
length HEMT devices, which enable the
high frequency of oscillation, creating
the first demonstration of a packaged
waveguide oscillator that operates over
300 GHz and is based on InP HEMT
technology. The oscillator chip is ex-
tremely compact, with dimensions of
only 1,085 × 320 µm2 for a total die size
of 0.35 mm2. This fully integrated, wave-
guide oscillator module, with an output
power of 0.27 mW at 330 GHz, can pro-
vide low-mass, low DC-power-consump-
tion alternatives to existing local oscilla-
tor schemes, which require high DC
power consumption and large mass.
This oscillator module can be easily
integrated with mixers, multipliers, and
amplifiers for building high-frequency
transmit and receive systems at submil-
limeter wave frequencies. Because it re-
quires only a DC bias to enable submil-
limeter wave output power, it is a simple
and reliable technique for generating
power at these frequencies. Future work
will be directed to further improving the
applicability of HEMT transistors to sub-
millimeter wave and terahertz applica-
tions. Commercial applications include
submillimeter-wave imaging systems for
hidden weapons detection, airport secu-
rity, homeland security, and portable
low-mass, low-power imaging systems.
This work was done by Vesna Radisic, W. R.
Deal, X.B. Mei, Wayne Yoshida, P.H. Liu,
Jansen Uyeda, and Richard Lai of Northrop
Grumman Corporation (NGC); and Lorene
Samoska, King Man Fung, Todd Gaier, and
David Pukala of Caltech for NASA’s Jet
Propulsion Laboratory. The contributors
would like to acknowledge the support of Dr.
Mark Rosker and the Army Research Labora-
tory. This work was supported by the DARPA
SWIFT Program and Army Research Labora-
tory under the DARPA MIPR no.06-U037
and ARL Contract no. W911QX-06-C-0050.
Further information is contained in a TSP
(see page 1). NPO-45736
Demonstration of a Submillimeter-Wave HEMT Oscillator
Module at 330 GHz
This low-mass, low-power module may be useful for hidden weapons detection and airport security.
NASA’s Jet Propulsion Laboratory, Pasadena, California
The Flexible Peripheral Component
Interconnect (PCI) Input/Output
(I/O) Card is an innovative circuit
board that provides functionality to in-
terface between a variety of devices. It
supports user-defined interrupts for in-
terface synchronization, tracks system
faults and failures, and includes check-
sum and parity evaluation of interface
data. The card supports up to 16 chan-
nels of high-speed, half-duplex, low-volt-
age digital signaling (LVDS) serial data,
and can interface combinations of serial
and parallel devices. Placement of a
processor within the field programma-
ble gate array (FPGA) controls an em-
bedded application with links to host
memory over its PCI bus. The FPGA also
provides protocol stacking and quick
digital signal processor (DSP) functions
to improve host performance. Hard-
ware timers, counters, state machines,
and other glue logic support interface
communications.
The Flexible PCI I/O Card provides
an interface for a variety of dissimilar
computer systems, featuring direct
mem ory access functionality. The card
has the following attributes:
• 8/16/32-bit, 33-MHz PCI r2.2 compli-
ance,
• Configurable for universal 3.3V/5V in -
ter face slots,
• PCI interface based on PLX Tech nol -
ogy’s PCI9056 ASIC,
• General-use 512K×16 SDRAM memory,
• General-use 1M×16 Flash memory,
• FPGA with 3K to 56K logical cells with
embedded 27K to 198K bits RAM,
• I/O interface: 32-channel LVDS differ-
ential transceivers configured in eight,
4-bit banks; signaling rates to 200 MHz
per channel,
• Common SCSI-3, 68-pin interface con-
nector.
The Flexible PCI I/O Card was inte-
grated into the Shuttle Mission Simula-
tor (SMS) as a more efficient means of
interfacing between the Silicon Graphic
Inc. (SGI) simulation host and the Sim-
ulator Interface Device (SID). The
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The card has applications in quality and testing systems for product design verification and
manufacturing testing.
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FPGA was developed to memory map
the SID I/O data stream. The card elim-
inated the previous protocol that re-
quired generation of command word
and word count I/O data blocks, and
added functionality much like direct
memory access.
The card was integrated into the
Shuttle Avionics Integration Laboratory
(SAIL) as an improved interface to the
Linux-based Hosting Interface Device
(HID). This card allowed replacement
of a serial port to parallel data han-
dling, thereby decreasing general-pur-
pose computer (GPC) load times by
about 10 minutes.
Finally, the Flexible PCI card was inte-
grated in the SMS, and ready for imple-
mentation in the SAIL and to the KSC
Avionics Test Set (KATS) Lab, to inter-
face a Windows XP host to a dual chan-
nel MIA (media interface adapter) data
bus device, providing a means of simu-
lating solid-state mass memory units to
load Shuttle general purpose computers
(GPCs).
This hardware and firmware work was
done by Kirk K. Bigelow and software work
was done by Albert L. Jerry, Alisha G. Barcio,
and Jon K. Cummings of United Space Al-
liance for Johnson Space Center.  Further in-
formation is contained in a TSP (see page 1).
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Interface Supports Lightweight Subsystem Routing for 
Flight Applications 
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A wireless avionics interface ex ploits
the constrained nature of data networks
in flight systems to use a lightweight
routing method. This simplified routing
means that a processor is not required,
and the logic can be implemented as an
intellectual property (IP) core in a field-
programmable gate array (FPGA). The
FPGA can be shared with the flight sub-
system application. In addition, the
router is aware of redundant subsys-
tems, and can be configured to provide
hot standby support as part of the inter-
face. This simplifies implementation of
flight applications requiring hot stand -
by support.
When a valid inbound packet is re-
ceived from the network, the destination
node address is inspected to determine
whether the packet is to be processed by
this node. Each node has routing tables
for the next neighbor node to guide the
packet to the destination node. If it is to
be processed, the final packet destination
is inspected to determine whether the
packet is to be forwarded to another
node, or routed locally. If the packet is
local, it is sent to an Applications Data In-
terface (ADI), which is attached to a local
flight application. Under this scheme, an
interface can support many applications
in a subsystem supporting a high level of
subsystem integration. If the packet is to
be forwarded to another node, it is sent
to the outbound packet router. The out-
bound packet router receives packets
from an ADI or a packet to be forwarded.
It then uses a lookup table to determine
the next destination for the packet. Upon
detecting a remote subsystem failure, the
routing table can be updated to au-
tonomously bypass the failed subsystem.
This work was done by James P. Lux, Gary
L. Block, Mohammad Ahmad, William D.
Whitaker, and James W. Dillon of Caltech for
NASA’s Jet Propulsion Laboratory. For more
information, contact iaoffice@jpl.nasa.gov.
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MMIC Amplifiers and Wafer Probes for 350 to 500 GHz 
Amplifiers like these are needed for submillimeter-wavelength imagers and 
scientific instruments. 
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Several different experimental mono-
lithic microwave integrated circuit
(MMIC) amplifiers have been designed
to operate in frequency bands ranging
from 350 to 500 GHz and were undergo-
ing fabrication at the time of reporting
the information for this article. Probes
for on-wafer measurement of electrical
parameters [principally, the standard
scattering parameters (“S” parameters)]
of these amplifiers have been built and
tested as essential components of sys-
tems to be used in quantifying the per-
formances of the amplifiers. These ac-
complishments are intermediate
products of a continuing effort to de-
velop solid-state electronic amplifiers ca-
pable of producing gain at ever-higher
frequencies, now envisioned to range up
to 800 GHz. Such amplifiers are needed
for further development of compact,
portable imaging systems and scientific
instruments for a variety of potential ap-
plications that include detection of hid-
den weapons, measuring winds, and
measuring atmospheric concentrations
of certain molecular species.
Seven of the experimental MMIC am-
plifiers are single-stage amplifiers; two
are three-stage amplifiers. Conceptually,
each amplifier is built around an InP-
based high-electron-mobility transistor
(HEMT) having a gate length of 35 nm,
which has been developed at Northrop
Grumman Corporation. It was previ-
ously demonstrated that the particular
HEMT can be fabricated with a high de-
gree of reproducibility, that its electrical
characteristics are accurately repre-
sented by a device model needed to de-
sign an MMIC that incorporates it, and
that an experimental single-stage MMIC
built around it exhibits 5 dB of gain at
345 GHz.
The seven present single-stage ampli-
fier designs were derived from that of the
345-GHz MMIC amplifier. They were de-
signed by use of the aforementioned de-
vice model, with modified layouts chosen
to satisfy requirements for both (1) com-
patibility with the HEMT manufacturer’s
fabrication rules and (2) matching im-
pedances at the affected frequency
bands in the 350-to-500 GHz range. The
